We are entering the 5 th decade of CMOS technology scaling. It is slated to bring 22, 16, and 12 nm nodes to production. Geometric scaling will continue using computationally optimized multi patterning 193nm immersion lithography and next generation EUV lithography. For logic devices, the main challenges to be addressed are the transition from planar Si device architectures to FINFET device architectures to better control short channel effects. Engineering the high-k/metal gate and strain engineering solutions introduced in planar device architectures on these 3D topographies will be a non trivial R&D challenge. Overall system energy efficiency is the key challenge to be tackled. Power supply voltage has scaled poorly over the past decade leveling off about 1 Volt. Replacing the Si channel with III-V materials with intrinsic higher channel mobility than the Si channel holds the promise to operate future devices at supply voltages of 0.5 Volt. Tunnel FETS are believed to be a likely candidate to enable scaling beyond the 10 nm node. The TFET architecture potentially enables to combine a steeper sub-threshold slope (<60 mV/decade) with a high on-state current. It will bring us to the 6 th decade of nanoelectronic scaling. Innovations developed for logic devices have been further adapted to scale memory technology. High-k dielectrics for MIM capacitors in DRAM, development of vertical FETs access transistors, transition to Cu interconnect enable denser and faster DRAM chips. Floating Body RAM is being researched as next generation DRAM combining switch and memory functions in a single device. Similarly, high-k dielectrics as interpoly and tunnel barriers have enabled floating gate flash technology to continue scaling. Resistive RAM is being researched as next generation NVM technology.
